Parallel space saving on multi- and many-core processors
نویسندگان
چکیده
منابع مشابه
Parallel space saving on multi- and many-core processors
Given an array A of n elements and a value 2 ≤ k ≤ n, a frequent item or k-majority element is an element occurring in A more than n/k times. The k-majority problem requires finding all of the k-majority elements. In this paper we deal with parallel shared-memory algorithms for frequent items; we present a sharedmemory version of the Space Saving algorithm and we study its behavior with regard ...
متن کاملParallel Packet Processing on Multi-core and Many- core Processors
The Service-oriented Router (SoR), a highly functional router based on a novel router architecture, enables unprecedented web services traditional routers were unable to provide. The SoR performs Deep Packet Inspection (DPI) to analyze Layer 7 information, which is becoming increasingly difficult due to the substantial increase in Internet traffic. Meanwhile, multi-core processors and general-p...
متن کاملBenchmarking Parallel Performance on Many-Core Processors
With the emergence of many-core processor architectures onto the HPC scene, concerns arise regarding the performance and productivity of numerous existing parallel-programming tools, models, and languages. As these devices begin augmenting conventional distributed cluster systems in an evolving age of heterogeneous supercomputing, proper evaluation and profiling of many-core processors must occ...
متن کاملCore Power Management Issues in Asymmectric Multi/Many-Core Processors
Power managing is a major issue in designing the future asymmectric multi/many-core processors. The challenge is to provide a solution that has low power consumption, in addition to trade off a small decrease in performance and throughput. Our design includes asymmetric cores in consideration of different points in the view of power-performance efficiency during an application’s execution. In t...
متن کاملCompiler Control Power Saving Scheme for Multi Core Processors
With the increase of transistors integrated onto a chip, multi core processor architectures have attracted much attention to achieve high effective performance, shorten development period and reduce the power consumption. To this end, the compiler for a multi core processor is expected not only to parallelize program effectively, but also to control the voltage and clock frequency of processors...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Concurrency and Computation: Practice and Experience
سال: 2017
ISSN: 1532-0626
DOI: 10.1002/cpe.4160